U.S. Application No. 09/870,305 - Filed: May 30, 2001

Amendment Dated: <u>September 29, 2003</u> Reply to Office Action Dated: <u>July 3, 2003</u>

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

1. (Currently Amended) A <u>printhead</u> circuit for correcting bow in a linear arrangement of elements comprising:

a substrate assembly having for an image exposure line arrangement of a printer, a plurality of LED elements representing said image exposure line arrangement, each LED element having an associated driver subassembliesy on said substrate assembly and, each of the said LED elements representing a pixel within an image exposure line;

an interface board coupled to the <u>said</u> substrate assembly, the <u>said</u> interface board having circuitry that processes image <u>exposure</u> data for the <u>said</u> LED elements;

a course bow correction circuit on the said interface board that electronically arranges the pixels generated by said LEDs to improve linearity by integral numbers of pixel pitches; and

a fine bow correction circuit located at least partially on the <u>said</u> substrate <u>assembly</u>, the <u>said</u> fine bow correction circuit providing a first circuit common to a plurality of the <u>said</u> LED elements and a second circuit dedicated to a specific LED element, the <u>said</u> second circuit selecting one of a set of [a] delays <u>in activating said LED such</u> that <u>improves</u> linearity of the pixels within the <u>an image</u> exposure line <u>is improved</u> by a fraction of a pixel pitch.

2. (Cancelled)

3. (Currently Amended) The <u>printhead</u> circuit of claim 1, wherein the <u>said</u> fine bow correction circuit is located at least partially on the <u>said</u> interface board.

U.S. Application No. <u>09/870,305</u> - Filed: <u>May 30, 2001</u>

Amendment Dated: <u>September 29, 2003</u> Reply to Office Action Dated: <u>July 3, 2003</u>

- 4. (Currently Amended) The <u>printhead</u> circuit of claim 3, wherein the <u>said</u> fine bow correction circuit that is located at least partially on the <u>said</u> interface board provides at least one circuit trace that carries a plurality of signals to the <u>said</u> fine bow correction circuit on the <u>said</u> substrate <u>assembly</u>, wherein the signals are not concurrently active.
- 5. (Currently Amended) The <u>printhead</u> circuit of claim 1, wherein the <u>with said</u> fine bow correction, <u>further comprises</u>:

the said first circuit providinges the said set of delays to the for said plurality of LED elements; and

the <u>said</u> second circuit selectings one of the delays <u>from said set of</u> <u>delays</u> according to a specific parameter for the <u>said specific</u> LED element.

- 6. (Currently Amended) The <u>printhead</u> circuit of claim 5, wherein the <u>said</u> parameter further comprises a stored value that <u>enables said second circuit to</u> select[s] one of <u>the</u> delays <u>from said set of delays</u>.
- 7. (Currently Amended) The <u>printhead</u> circuit of claim 6, wherein the <u>said</u> stored value is within the <u>said</u> fine bow correction circuit, and <u>said fine bow</u> <u>correction circuit</u> further comprises at least one multiplexer and at least one latch per LED element.
- 8. (Currently Amended) The <u>printhead</u> circuit of claim 1, further comprising a delay repeat circuit that creates multiples of the <u>said</u> set of delays using the <u>said</u> set of delays.
- 9. (Currently Amended) The printhead <u>circuit</u> of claim 1, wherein the <u>said</u> fine bow correction circuit is implemented at a segment level selected from one of the following <u>LED segment level</u> groupings: 2, 4, 8, or 16 LED elements.

U.S. Application No. <u>09/870,305</u> – Filed: <u>May 30, 2001</u>

Amendment Dated: <u>September 29, 2003</u> Reply to Office Action Dated: <u>July 3, 2003</u>

- 10. (Currently Amended) The printhead <u>circuit</u> of claim 1, wherein the <u>said</u> interface board further comprises a set of printhead brightness tables and a set of printhead correction tables on the <u>said</u> interface board.
- 11. (Currently Amended) The printhead <u>circuit</u> of claim 1, wherein the <u>said</u> LED elements are arranged in a plurality of rows and wherein the <u>said</u> second circuit selects different delays, from <u>said</u> set of <u>delays</u>, for different rows <u>of LED</u> <u>elements</u>.
- 12. (Currently Amended) The printhead of claim 11, wherein the said plurality of rows of LED elements further comprises an odd row and an even row, and the said second circuit selects delays that are offset by one a period substantially equal to a selected delay, between the an odd row and the an even.

13.-21. (Cancelled)

U.S. Application No. 09/870,305 - Filed: May 30, 2001

Amendment Dated: <u>September 29, 2003</u> Reply to Office Action Dated: <u>July 3, 2003</u>

22. (Currently Amended) An A method for producing an electronic printing product printhead, having pixel alignment circuitry, defined by the steps of: providing a substrate having a plurality of printing elements representing an image exposure line, with associated driver circuitry, coupled to an interface board, and timing means for selectively activating said printing elements for exposing each of the printing elements for a an image exposure line, one at a time, for a preselected exposure period, each of said printing elements representing a pixel within an image exposure line;

creating a coarse adjustment circuit on the <u>said</u> interface board, the <u>said</u> coarse adjustment circuit having circuitry that aligns <u>image exposure line</u> pixel data in integral numbers of lines <u>times</u>;

forming a fine adjustment circuit located at least partially on the said substrate, the said fine adjustment circuit providing a plurality of delays to each of the said printing elements, wherein each of the said delays is a fraction of an exposure period of the said timing means corresponding to a fraction of a pixel pitch; and selecting one of the delays in accordance with a predetermined parameter.

- 23. (Currently Amended) The product method of claim 22, circuit of claim 16 wherein the said step of forming further comprises forming the said fine adjustment circuit with a software accessible register for delay selection of each printing element.
- 24. (Currently Amended) The product method of claim 22, wherein the said step of forming further comprises forming the a fine adjustment circuit wherein the a software accessible register can be loaded via a JTAG serial data path.
- 25. (Currently Amended) The product method of claim 24, wherein the step of forming further comprises forming the fine adjustment circuit wherein a delay clock having a fixed clock reference for unique fixed delays which has a frequency that can be changed to produce different delay increments.

U.S. Application No. 09/870,305 - Filed: May 30, 2001

Amendment Dated: <u>September 29, 2003</u> Reply to Office Action Dated: <u>July 3, 2003</u>

26. (Currently Amended) The product method of claim 22, wherein the said step of forming further comprises forming the a fine adjustment circuit wherein the a plurality of delays are modifiable to allow for different levels of fine pixel fine adjustment.

- 27. (Currently Amended) The product method of claim 22, wherein the said step of forming the said fine bow correction adjustment circuit, forms the a fine bow correction circuit such that it is located at least partially on the said interface board, and provides at least one circuit trace that carries a plurality of signals to the said fine bow correction circuit on the said substrate, wherein the said signals are not concurrently active.
- 28. (Currently Amended) The product method of claim 22, wherein the said step of selecting further comprises selecting the said delays such that the said delays are repeated with a first delay following a last delay forming a repeated delay circuit from multiples of the said delays.
- 29. (Currently Amended) The product method of claim 22, wherein the said step of providing further comprises providing the said printing elements arranged in a plurality of rows, and wherein the said fine adjustment circuit selects different delays for different rows of said printing elements.
- 30. (Currently Amended) The product method of claim 29, wherein the said step of providing further comprises providing as the said plurality of rows, an odd row and an even row, and the said fine adjustment circuit selects delays that are offset by one delay period between the an odd row and the an even row.